Just a quick reminder.
Please plan to attend the Nanosociety-Nanoelectronics seminar Now ! in McCullough 115.
Carbon Nanotube Digital VLSI Circuits
Speaker - Nishant Patil
Electrical Engineering
Stanford University
Abstract
-------------------------
A CNT can be semiconducting or metallic depending upon the arrangement of carbon atoms. Typical CNT synthesis techniques yield ~33% metallic CNTs. Metallic CNTs create source-drain shorts in CNFETs resulting in excessive leakage (Ion/Ioff < 5) and highly degraded noise margins. We will present VLSI-compatible techniques for mitigating metallic CNT challenges. These techniques produce CNFET circuits with Ion/Ioff in the range of 103-105, and overcome the limitations of existing metallic-CNT removal techniques. We also demonstrate wafer-scale growth of (99.5%) aligned CNTs on single-crystal quartz and wafer-scale CNT transfer from quartz to silicon. Such an integrated approach enables experimental demonstration of cascaded CNFET logic circuits such as CNFET XNOR and CNFET D-latch.
------------------------------
Pizzas are served.
No comments:
Post a Comment